VHDL Implementation of DSDV Ad-Hoc Routing Protocol

Priya Singh¹, Ankita Rastogi²

^{1,2}Student, M. Tech. (VLSI Design), Department of Electronics, Banasthali University, Rajasthan, India

Abstract: An Ad-Hoc network deals with the collection of mobile nodes without any centralized structure. This can be well suited for environment where changes are frequent and establishment of infrastructure is not very cost effective. In short it can turn the dream of 'anytime anywhere' into reality[1]. Here we deal with the VHDL implementation of DSDV(destination sequenced distance vector) routing protocol to fulfill these requirements of Ad-hoc network more effectively.

Keywords: Adhoc, DSDV, FPGA, VHDL, Routing

I. Introduction

For the Ad-hoc network we need to deal with various issues of routing protocol, security etc. For handling the changes in Ad-hoc network efficiently some protocols had been developed as a solution known as routing protocols. It is mainly categorized in two types: 1) Link State Routing Protocol 2) Distance Vector Routing Protocol. Based on these divisions various protocols had been developed so far, one of these is DSDV. DSDV is the proactive routing protocol in which data packets are exchanged between various nodes or stations of the network. It is introduced mainly from conventional Routing information Protocol(RIP) and is using advanced version of Bellman Ford algorithm. It includes sequence number to each route table entry with metric number, destination Id, Source Id and number of hops required for completion of route [2]. Based on these table entries route is maintained and erased. By the use of sequence number the mobile nodes can distinguish between the stale route information and thus preventing the routing of negative loops.

II. VLSI Architecture of DSDV

The VLSI architecture of DSDV protocol [3]has been depicted in Fig.1. It consists of Data Link in buffer to store the input control information to be transmitted from nodes and received by node in tabular format. Data Link out buffer is use to store output control information that is forwarded to neighbours (nodes). RIM (route information memory) stores the information necessary to identify the next hop address for optimized route.



Figure1. The implemented architecture of MANET node[1]

The FSM of DSDV control unit had been depicted in Fig.2. It processes the three states with the help of three processors. It has four states 1) Idle state 2)Table Transmission (periodic update) 3) Receive Input 4) Checking Stale Node.[5,7]



Figure2. Sequence of three main functions in DSDV processor [4]

III. FPGA Implementation

The shown architecture of DSDV control unit is implemented using VHDL coding with simulation performed on ModelSim Simulator and synthesis report had been obtained by Leonardo Spectrum of Mentor Graphics.

3.1 Simulation Report



Figure 3Simulation waveform of control unit

3.2 Synthesis Report

The synthesis performed on Leonardo Spectrum gives the following report

3.2.1 Synthesis Report

Cell: co	ntrolunit	View:	beha	vioral	Library:	work
Cell: controlunit		View: beha		vioral	Library:	work
Cell	Library Re	eferenc	ces	Total A	Area	
Cell	Library Re	eferenc	ces	Total A	Area	
AN3T0	scl05u	2 x	6	12 gat	es	
AN4T0	scl05u	2 x	8	16 gat	es	
FD1B0	scl05u	2 x	9	17 gat	es	
IV1N0	scl05u	3 x	3	9 gate	s	
LD1A0	scl05u	5 x	7	33 gat	es	
MX2L0	scl05u	1 x	6	6 gat	es	
ND2N0	scl05u	1 x	5	5 gat	es	
NR2R1	scl05u	1 x	5	5 gate	es	
NR3R0	scl05u	1 x	6	6 gate	es	
OA1R0	scl05u	1 x	6	6 gate	es	
				-		

OAI3N0 scl05u 8 8 gates 1 x 8 OAOI0 scl05u 1 x 8 gates Number of ports : 14 Number of nets : 33 Number of instances : 21 Number of references to this view : 0 Total accumulated area : Number of gates : 131 Number of accumulated instances : 21 Info, Command 'report_area' finished successfully ->report_delay -num_paths 1 -critical_paths -clock_frequency Using default wire table: SCL_CORE_4K

Critical Path Report Critical path #1, (unconstrained path) Critical path #1, (unconstrained path)

NAME	GATE	ARRIVAL	LOAD				
clock information not specified							
delay thru clock network			0.00 (ideal))			
reg_p_stat	e(0)/Q	FD1B0	0.00 0.48 dn	0.26			
ix332/X		NR2R1	0.52 1.00 up	0.34			
ix350/X		OAOI0	0.35 1.29 up	0.06			
ix69/X		OAI3N0	0.42 1.71 dn	0.06			
ix337/X		IV1N0	0.40 2.11 up	0.28			
lat_iprdy/0	3	LD1A0	0.00 2.11 up	0.00			
data arriva	l time		2.11				
data required time not specified							
data required timenot specified							
data arrival time		2.11n sec					

unconstrained path

RTL synthesis, circuit representation and block diagram view of DSDV Control unit has been depicted in Fig.4, Fig.5 and Fig. 6 respectively.

Heator Graphics - LeonardeSpectrum Level 3 - [Interface	ork.controlunit.behavioral_XRTL Page 1 (if 2 Warning: Invalid Schematic	1		
R Pile View Tools Scheniatic Viewer Window Help					- 0° H
사 🔯 🛍 🔔 💌 액 🔍 🐷 🖾 🖾 🖾 🖾 🗠	- 🗃 🕹 🕹 😂 😂 🖂 🖂 🖂	U] Z 0 0			
Guick Setup True the antie Bow from the one condenced page. Specify your source Metry Leadmang and dealed Request, then press than Flow. Technology Regular	40.			200-311 - 307_31H	0
De Sanati En FRGACIPLO					
Constraints Constraints Clock Prequency Mile Optinize Effort					
Fastest High Burtime Ellot					
Culput Output File: [Pr01.vhd Piece And Pionte					
PlanTrilegrated Place and Route Automotically Rue TimeCloser Flow					
Bun Flow Holp					~
lands.	120		. See	shine Reactors: Westerstation/	20.072.041
🔧 Start 💿 project report 🐨 Recycle Bin	🖿 work. 📉 Medelân Si 6	🗱 🍦 Mentor Graphics- Le	🛃 Acrobat Reader - D	🔄 smulation result - PL 🥜	101 80 1 10 16 86 6132 FM

Figure 4 RTL schematic of control unit



Figure 5 Technological view of control unit



Figure 6 Critical path of control unit

This report had obtained a much optimized arrival time of **2.11 nsec** only and clock frequency of **461.8 MHz**.

IV. Conclusion

From the results obtained from synthesis we can conclude that FPGA implementation of DSDV control unit can give the operating frequency in MHz and arrival time in nsecs, which is much optimized then its counterpart implementationtechnique.

V. Future Scope

The proposed architecture of control unit of DSDV gives reduced call setup time and quick handling of dynamic topology under huge traffic, thus improved speed and efficiency of router can be obtained. In future more optimized concept can be introduced by using reconfigurable protocol which can switch according to the requirement and condition of environment. This future advancement can provide a better clock frequency and arrival time by using FPGA implementation instead of software implementation such as using NS2.

Acknowledgement

We are highly thankful to our university Banasthali Vidyapith, from where we had got the great opportunity for writing a research paper. We also obliged to the faculty of Department of Electronics who helped us in carrying out this work.

References

- P. Ramamoorthy, A. Shanmugametal, 'Performance Analysis of Congestion Aware Distance Vector Routing Protocol in MANET', International Journal of Systemics, Cybernetics and Informatics, pp-78 to 80, January 2006.
- [2]. J. Broch, D. Maltz, D. Johnson, Y.C.Hu, and J. Jetcheva, 'A Performance Comparison of Multi-hop Wireless Ad-hoc Network Routing Protocols', Proc. Of Mobicom 1998, pp.85-97.
- [3]. M. Ramakrishnan, Dr. S. Shanmugavel, 'New Approaches to Routing Techniques of MANET Node for Optimal Network Performance', IJCSNS International Journal of Computer Science and Network Security, VOL.8 No.11, November 2008.
- [4]. M. Ramakrishnan, Dr. S. Shanmugavel, 'FPGA Implementation of DSDV Based Router In Mobile Ad-hoc Network', IEEE, ICIIS, August 2006, Sri Lanka.
- [5]. Charles E. Perkins and Pravin Bhagwat, 'Highly Dynamic Destination Sequenced Distance Vector Routing for Mobile Computers' In Proceedings of the SIGCOMM '94 Conference pages 234-244, August 1994.
- [6]. H. Wang, Veeraraghavan and R. Karri, 'A Hardware Implementation of a Signaling Protocol', in Proc. Of Opticomm, July, 29-Aug, 2002, Boston ,M.A.
- [7]. M. Ramakrishnan, Dr. S. Shanmugavel, 'Dynamic Reconfigurable Generic Router Architecture in MANET', in NCMEC06 @ SRM Institute of Science and Technology , Chennai. pp 114-116.
- [8]. C. Perkins, E. Belding Royer, S. Das, Network Working Group, 'Ad-hoc On Demand Distance Vector Routing', RFC 3561, July 2003.

Books

[9]. T. S. Rappaport, 'Wireless Communications-Principles and Practice', (Pearson Edition, 2003).

- [10].
- [2] Douglas L. Perry, '*VHDL Programming By Example*', (Tata McGraw-Hill, 2002).
 [3] Charles E. Perkins, '*Ad-Hoc Networking*', (Addition Wesley Publications, First Edition, 2000). [11].



Priya Singh received her B.Tech. degree from RGTU Bhopal, M.P., India in 2012 and pursuing M.Tech. from Banasthali University.



Ankita Rastogi received her B.Tech. degree from UPTU Lucknow, U.P., India in 2011 and pursuing M.Tech. from Banasthali University.